

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

146 H. S. C. 88

〔次次項1〕 キヨハシヨシ子の名子からの正に、キヨハシヨシ子の母子とともに死因にはめどもたたかれた内閣スティルと、キヨハシヨシ子の母子の正へはめどもたたかれた内閣へと向く内閣医療院への修成のための内閣医子院と、内記内閣ヨシ子院との内閣医子院とを並列するは内閣リード院とを一体としたリード院を複数回、先ほほながれ尾を介して、並列して並行しており、且つ、内記内閣院への次第のためのキ田からなる内閣医子院を内閣花井院のモリードの内閣医子院に並列させ、少なくともし内記キ田からなる内閣医子院の一院に本店よりも内院に並出させて並行していることを併記とすばり並列を述べる。

〔は次項〕 本題は女子の帽子と云ふものに付屬するた
る内部帽子と、外側帽子と付属するための内部帽子と、
外側内部帽子と外側帽子とを置くたる内側リ
ード部とを一体とし、外側帽子部を、内側リード部を
介して、リードフレーム部から置くたる一方側面に突出
させ、対向し先端部同士で直角部を介しては置くたる片
り内部帽子部をなす構成にており、且つ、各内部帽子部の
内側で、は次リード部と直角し、一端として全体を構成
する外側部をなす構成にていることを特徴とするリードフレ
ーム。

けられた結果だとおもひます。リードフレームの内側に
けられた部分がエポキシテの層に間にこもるとして、
接着剤を注入して、リードフレーム全体を回路基板へ
固定する工法。(C) リードフレームの内側をもじ不
良の部分を打ち込むを主によりのばね式たらし法。

(D) 本区域子の子供と、切離されて、モロモロ子へ届けられた内臓は子供の先端部とモウイモンドイングしたはに、所定によりた区域子供ののみを区域に提出させやねを担当する工作。(E) 破損材料に提出した区域子供に本庄からならうの医薬品を提出する工作、ををもひことを内臓とて所定料金を提出する工作。

(見物の正確な技術)

100011

【表面上の効用分割】本取扱は、本取扱を有する者たる表面の効用分割の場合は本取扱（プラスチックパッケージ）に付し、又は、又は本取扱を向上させ、且つ、多機能化に付してから本取扱とその効用を分ける。

00021

(近畿の近畿) 過去、半導体技術は、高集成化、小型化の進歩と電子回路の高機能化と高信頼化の双向性(相関)から、LSIのASICに代表されるように、TET高集成化、高機能化になってきている。これに伴い、リードフレームを用いた封止型の半導体はブリッジパッケージにおいても、その堅実のトレンド。SOJ (Small Outline J-Lead Package) やQFP (Quad Flat Pack) のような表面実装型のパッケージを除く、TSOP (Thin Small Outline Package) の改良による扁平化を主としたパッケージの小型化へ、さらにはパッケージ内部の構成によるチップ設計の最优化を目的としたLOC (Low Cost Chip) の構造へと進化してきた。しかしながら封止型半導体基板パッケージには、高集成化、高機能化とともに、更に一層の多ピン化、高集成化、小型化の流れがあり、上記改良のパッケージにおいてもチップ構造部分のリードの引き回しがあるため、パッケージ化に難易が見えてきた。また、TSOP等のパッケージにおいては、リードの引き回し、ピンピッキン多ピン化に対しても難易が見えてきた。

0031

（発明が解決しようとする手段）上記のように、異なる開閉封止型半導体基板の実現化、半導体化が求められており、開閉封止型半導体基板パッケージの一層の多ビン化、扁平化、小型化が求められている。本発明は、このような技術のしと、半導体基板パッケージサイズに応じるチップの大きさを上げ、半導体基板の小型化に貢献せ、開閉封基板への実装難度を低減できる、なら、開閉封基板への実装密度を向上させうことができる開閉封基板パッケージを構成しようとしたものである。すな

に既見のT.S.O.P.等の小量パッケージに因縁であったと思ふ多ピン化を実現しようとすらしのであら。

{ 0 0 0 1 }

190051

は本発明による電子部の電子部の一方の辺の端を中心電極上にそって配置されており、リード部は電極の電子部を挿むように対向した記一ガの辺に沿い抜けられていることを特徴とするものである。また、本発明のリードフレームは、該断面止安部は体積電用のリードフレームであって、半導体電子の電子部を電気的に接続するための内蔵電子部と、外蔵部と接続するための外蔵電子部と、および内蔵電子部と外蔵電子部とを区切るは複数リード部とを一体とし、はれは複数部を、複数リード部を介して、リードフレーム部から複数アラウド方向側に突出させ、内蔵部同士で複数部を介して接続する一ガの内蔵電子部を複数設けており、且つ、各内蔵電子部の外側で、複数リード部と直結し、一端として全部を内蔵する内蔵部を設けていることを特徴とするものである。尚、上記リードフレームにおいて、内蔵電子部と外蔵電子部とそれを接続する複数リード部とを一体とした組みを複数リードフレーム部に二次元的に配列するして配置することにより BGA (Ball Grid Array) タイプの断面止安部は複数のリードフレームとすることとして

{ 0 0 0 6 } . 2

は、半端な皇子の皇子御の間に、半端な皇子の皇子と電気的に連絡するための内部皇子組と、半端な皇子の皇子組の間に直通して内部へと向く内部皇子組への回線のための外部皇子組と、記録内部皇子組と内部皇子組とを基盤とする性取リード組とモードとした電気のリード組とを、地盤強者組を介して、組として記しており、まつ、地盤強者組への実生のための半端からなる内部皇子組と記録組のモードリードの内部皇子間に内臓アダルト・ルートを

00071

(使用) と見る所員は立空を基準とすれば、上記のよう
な構成にすることにより、半導体部品パッケージサイズ
におけるトップの占有率を上げ、半導体部品の小型化に
貢献できるものとしている。即ち、半導体部品の固体基
板への実装密度を向上し、回路基板への実装密度の向上
を可能としている。尤しくは、内部電子部、外部電子部
を一體とした半導体のリード部を半導体電子部に貼付付
一端をセグメントして配置し、外部内部電子部に半導体からなる
部を回路を直結させていることより、部品の小型化を
達成している。そして、上記半導体からなる内部電子部
、半導体電子部に均一平行な面で二次元的に配列するこ
により、半導体部品の多ピン化を可能としている。半
導体からなる内部電子部を半導体ボールとし、二次元的に並
び配置を配列した場合には BGA タイプとなり、半
導体部品の多ピン化にし得てさら、また、上記に述べ
た、半導体電子部の電子が半導体電子部の電子部の一方の辺
端を中心部品上にそって配置され、リード部に複数の端
子を接続するに内向し自記一方の辺に沿い抜けられてお
る複雑な構造とし、垂直位に直した構造としている。
実用のリードフレームは、上記のような構成にするこ
により、上記半導体部品を半導体部品の回路を可能とす
るものであるが、過去のリードフレームと同様のエンテ

とがでても、このMとM'は必ず見えてくるので見え方は、上花リードフレームを聞いて、リードフレームの内蔵電子部品でない花（M花）に見えて見えて、M花は完全型により、内蔵電子部品とM花を併用する場合は、とは通常例に付する花に受けられた花とM花とをM花花と、リードフレームのM花はかれた部分がM花電子の端子部にくらようにして、成形記号を介して、リードフレーム全花をM花電子部品へ接続し、リードフレームの内蔵部花を含む不満の部分をM花は完全型により見えて、内蔵電子部品とM花電子モードとした花をM花電子部品上に配置した、と見えた、それはM花の小型化が可能だ、且つ、多ビン化が可能な新規M花電子部品の作成を可能としている。

{00081}

〔実施例〕 本実験の被説明止型本体は図2の実施例を以下、図にそって説明する。図1 (a) は本実験被説明止型本体の側面断面図であり、図1 (b) は裏面の側面断面図である。図1中、1001に被説明止型本体本體、1011に半田子母子、1021にリード部、102Aに内部電子部、102Bに外部電子部、102Cに外部リード部、101Aに電子部 (ハッド部)、103にフライヤ、104に被説明石H、105に被説明石、106は半田 (ベースト) からなるがごく省略である。本実験被説明止型本体は底面は、後述するリードフレームを用いたもので、内部電子部102A、外部電子部102Bを一休としたし半空のリード部102を多面子母子101上に施用接着部104を介して固定し、且つ、内部電子部102B先に半田からなるカロニウムを被説明石105より外側へ突出させて設けた。パッケージ筐体が被説明石底面の面に接する部分は被説明止型本体は底面であり、固有底面へ底面される面には、半田 (ベースト) を施用、固化して、外部電子部102Bが内部底面と電気的に接続される。本実験被説明止型本体は図1、図1 (b) に示すように、半面子母子101の電子部 (ハッド部) 101Aは本体は底面の中心部にはさみ内側にして2面づつ、中心部101に沿って配置されており、リード部102も、内部電子部102Aが内部電子部 (ハッド部) に囲った位置に半面子母子101の底のカロニウム中心部を読み込み内側するように配置されている。外部電子部102Bは内部電子部102Aから離れたリード部102Cを介して取付て固定し、ほぼ半面子母子の剖面までに達した位置で半面子母子部に嵌入する方向に、直角リード102Cがし字に曲がり、外部電子部102Bはその先方に位置し、半面子母子の底に平行な直角面で一致元的に配置をしている。また、中心部を読み込み2面のカロニウム102Bの配置を設けている。そして、各カロニウム102Bに電極を設け、半田 (ベースト) からなるカロニウム105を被説明石105より外側に突出させて設けている。

TA1715 (EVAヘーブライトは完全) やリビング
E8PHC3200 (EVAは完全) がのが生
げらる。上記実験では、本田ペーストからなるカビ
を試してみるが、この部分はモビボールに代えてしまい、
且、本実験では即座に止水を操作させば、上記のように、
パンケージ直角が本体と他の部分に接する。直角
に小穴が開いたパンケージであるが、四方に向かって
し、H) 0.05mm以下にすることができた。既にし向
に開いたからしてある。本実験においてはカビを
殺す。モビタチのモテ目 (ハンドル) にない2刀に
足したが、本体はモビのモビの直角を二次元的に配置
し、内部モビと外部モビとの一体となった構造を取
る。本体はモビのモビを直角に二次元的に配置してなれて
ることにより、モビはモビの、一層のカビをナガ
て取る。

〔0009〕 ないて、本実用のリードフレームの実用例を述べ、それにしつづいて説明する。本実用例リードフレームは、上記実用例2号は2区に用いられたものである。図2は実用例リードフレームの平面図を示すもので、図2中、200はリードフレーム、201は内部端子部、202は内部端子部、203は外部リード部、204は電極部、205はカタ部である。リードフレームは428企（N：42%のFeを含む）からなり、リードフレームの厚さは、内部端子部のところ厚肉部で0.05mm、内部端子部のところ厚肉部で0.2mmである。内部端子部の外側の先端部は、内部端子部205も同様（0.05mm厚）に形成されており、後述する半導体装置を形成する部のどちらも金型にて形成はしやすい構造となっている。本実用例では内部端子部202は九枚であるが、これに規定はされてない。また、リードフレーム200として428企を用いたがこれに規定はない。MSE企でも良い。

[10010] 次に、上記実験用リードフレームの回路方
法を図を用いて図3に説明する。図4は本実験用リード
フレームを回路した回路を示したものである。次に、4
28金 (NI428Xのアリ金) からなる、厚さ0.2
mmのリードフレーム厚さ3.00を印し、他の回路を
印して用いた。実験用リードフレームを用いた (図3 (a)) は、リ
ードフレーム厚さ3.00の回路に回路用のレジスト3.01
を並びし、印出した。(図3 (b))。

次いで、リードフレーム尺寸300の回路から所定のパターン板を用いてレジストの所定の部分のみに回光を行った後、製版を繰り返し、レジストパターン301Aを形成した。(図3(c))

コレジストとてしに主な成形部材を示すのがこのカラ配図表レジスト(PNEKレジスト)を表示した。次いで、レジストパターン301Aを印刷版図面として、S+ C、48ポーメのビビスニ二重版印刷にて、リードフレーム規格3000の裏面からスプレイヤッティングして、カラ配図

の平野区が図2に示されたリードフレームを示した
(図3(c))。図2(b)のは、E26A1-A2における区分である。このは、レジストを外離したは、
洗浄処理を施したは、所定の平野(E26A1-A2を200
個)のみに金メッキ処理を行った。(図3(c))

尚、上記リードフレームの製造工場においては、図2
(b)に示すように、ガラスと耐熱性を考慮するため、
ガラス下部が天板からのエッチング(蝕除)を多く行
い、反対面側からは少なめにエッチング(蝕除)を行
った。また、金メッキに代え、金メッキやパラジウムメッ
キでも良い。上記のリードフレームの製造方法は、1ヶ
の平野は又は200個を制作するためには必ずリードフレーム1
ヶの製造方法であるが、通常は生産性の観から、リード
フレーム素材をエッチング加工もは、図2に示すリード
フレームを複数個同時にした状態で作成し、上記の工
程を行う。この場合は、図2に示すA-A断面205の一端
に電極する部分(電極していない)をリードフレームの
外側に並けて並付けはせとす。

(0011) 次に、上記のようにして作成されたリード
フレームを用いた。本発明の電極封入型半導体装置の製
造方法の実施例を図に示す。図4は、本実施
例の電極封入型半導体装置の製造工場を示すものである。
図3に示すようにして作成されたリードフレーム400
の内部電子部402を底面(図面)と對向する裏面に、
ポリイミド系熱硬化型の接着剤を(テープ)401
(B立化成性接着剤、HM122C)を、400°
C、6Kg/m²で、0.05mm厚にしてはりつけた(図
4(a))。この状態の平野を図5に示す。このは刀
ちばき金型405A、405Bにて(図4(b))。30
両Tを内部電子部の先端部を切るはり403と、
その部分の接着剤を(テープ)401とをはりい
た。(図4(c))

次いで、内部Tをはりとより圧縮用金型406A、40
6Bを用い、内部Tをより不満の部分をのり付
(図4(d))と同時に、内部Tを404を介して半
導体装置407上にリード部408の底面を用いた。
(図4(e))

尚、この図4(e)に示す、刀ちばきリードと基板してリ
ードフレーム全体を又えている内部Tをより不満の
部分を切り離し、基板を離したはり行っても良い。こ
の場合には、通常の基板リードフレームを用いたOFP
パッケージ等のようダムバー(電極していない)をさ
げると良い。リード部410を内部電子部411へ反
した後、ワイヤー-イ-タにより、内部電子部の電子(バ
ッテ)411Aとリード部410の内部電子部410Aと
を電気的に接続した。(図4(f))

その後、所定の金型を用い、エボキシ系の樹脂415で

リード部410の内部電子部410Bのみを覆はせ

て、金型を封止した。(図4(g))

ここでは、基板の金型(電極していない)を用いたが、

所定の基(内部電子部)を用いても可
能しとは言としない。本件で用いていたは
内部電子部410Bに半圧ベーストをスクリーン印刷によ
り塗布し、半田(ベースト)からなる内部電子部410を
はりし、本実施例の電極封入型半導体装置を作成した。
(図4(h))

尚、半田からなる内部電子部410の外層には、スクリーン
印刷に規定されるものではなく、リフロー等にはボッテ
イング等でし、内部電子部と本は半導体装置にとて基
板の半田が用いられるれば良い。

[0012]

(実施例の製造) 本実例は、上記のように、更なる節約行
はり型半導体装置の実現化、高集成化が求められるはの
もと、半導体装置パッケージサイズにおけるチップの
占率を上げ、半導体装置の小型化に對応させ、内部
電子部への電極部を最短でする。即ち、内部電子部への電
極部を向上させることでとも過度の底面の形状を可減と
したのであり、同時に半田のTSOP等の小型パッケ
ージに因るであった更なる多ピン化を実現した実施例
は半田は半導体の成長を可能としたものである。

[図面の構成と説明]

(図1) 本実例の電極封入型半導体装置の構成は半田
び底面図

(図2) 本実例のリードフレームの平野図

(図3) 本実例のリードフレームの製造工場図

(図4) 本実例の電極封入型半導体装置の製造工場図

(図5) 本実例のリードフレームに接着剤をはりつけた状態の平野図

[符号の説明]

100	電極封入型半導体装置
101	半導体電子
101A	電子部(パッド部)
102	リード部
102A	内部電子部
102B	内部電子部
102C	内蔵リード部
103	ワイヤ
104	接着剤
105	脚部
106	半田(ベースト)からなる内部
200	リードフレーム
201	内部電子部
202	内部電子部
203	内蔵リード部
204	底面
205	内部
300	リードフレーム素材
301	レジスト

1


RAM 81-125068

1


303A	内沢栄子 飯
303B	内沢栄子 飯
304	近藤 順
305	金メッシュ 飯
306	内沢栄子 飯
400	リードフレーム
401	地図帳本体 (テープ)
402	内沢栄子 飯
403	近藤 順

405A. 405B	175日記
406A. 406B	たたひらはなとUKEの日記
410	リード記
410A	内野寛子記
410B	内野寛子記
410C	内野リード記
411	本郷寛子
411A	フィター
415	日記


1811




1021




(B3)



(B4)



(B5)



Japanese Patent Laid-Open Publication No. Heisei 8-125066

(TITLE OF THE INVENTION)

Resin Encapsulated Semiconductor Device, Lead Frame
5 Used Therein, and Fabrication Method for the Resin
Encapsulated Semiconductor Device

(CLAIMS)

1. A resin encapsulated semiconductor device
10 comprising:

a semiconductor chip;
a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the
15 leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and

25 outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of

solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate.

5 2. The resin encapsulated semiconductor device according to claim 1, wherein the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, 10 and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets.

15 3. A lead frame comprising:

20 a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other;

25 each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame

surface via an associated one of the connecting lead portions;

the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively;

connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and

an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame.

15 4. A method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit,

and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate, comprising the steps of:

(A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions, the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form

an integral structure together, thereby protecting the entire portion of the lead frame;

(B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions,
5 punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween;
10

(C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions;
15

(D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and
20

(E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

[DETAILED DESCRIPTION OF THE INVENTION]

[FIELD OF THE INVENTION]

The present invention relates to a resin encapsulated semiconductor device (plastic package) in which a semiconductor chip is packaged, and more particularly to a semiconductor device configured to achieve an improvement in mounting density or to have a multi-pinned structure and a method for manufacturing such a semiconductor device.

10 [DESCRIPTION OF THE PRIOR ART]

Recently, semiconductor devices have been developed to have a higher integration degree and a higher performance by virtue of developments of techniques associated with an increase in integration degree and miniaturization and in pace with the tendency of electronic appliances to have a high performance and a light, thin, simple, and miniature structure. A representative example of such semiconductor devices is an ASIC of LSI. For instance, developments of resin encapsulated semiconductor device plastic packages have been advanced from surface-mounting packages such as SOJs (Small Outlined-Leaded Packages) or QFPs (Quad Flat Packages) to packages having a miniature structure mainly achieved in accordance with a thinness obtained by virtue of developments of TSOPs (Thin Small Outline Packages) or to LOC (Lead On Chip) structures

adapted to achieve an improvement in the chip packaging efficiency by virtue of developments of an internal three-dimensional package structure. In addition to an increase in integration degree and improvement in performance, there
5 has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In the above mentioned conventional packages, however, there is a limitation in miniaturization because those packages have a
10 structure in which leads are arranged around a chip. Similarly, leads are arranged around a chip in the case of miniature packages such as TSOPs. In such packages, there is also a limitation in increasing the number of pins due to the pin pitch used.

15

[SUBJECT MATTERS TO BE SOLVED BY THE INVENTION]

As mentioned above, there has been demand for an increase in integration degree and improvement in performance of resin encapsulated semiconductor devices.
20 Also, there has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In such situations, the present invention makes it possible to increase the occupancy degree of a chip in a semiconductor package with
25 a limited size while reducing the mounting area of the

semiconductor package on a circuit board to achieve a miniaturization of the resulting semiconductor device. That is, the present invention is adapted to provide a resin encapsulated semiconductor device capable of achieving an improvement in the mounting density thereof on a circuit board. Also, the present invention is adapted to achieve an increase in the number of pins which is difficult in miniature packages such as conventional TSOPs.

10 (MEANS FOR SOLVING THE SUBJECT MATTERS)

The resin encapsulated semiconductor device of the present invention is characterized in that it comprises: a semiconductor chip; a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the

leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate. The above semiconductor device can be 5 embodied into a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the 10 semiconductor chip and forming the outer electrodes in the form of solder balls.

The above semiconductor device is also characterized in that the terminals of the semiconductor chip are arranged along a substantially center line between a pair 15 of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed 20 between the two facing lead sets. The lead frame of the present invention is characterized in that it comprises: a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a 25 semiconductor chip, an outer terminal portion adapted to be

connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions; the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively; connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame. The above lead frame can be embodied into a lead frame for a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

The present invention is also characterized by a method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached

to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be 5 electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead 10 portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the 15 outer leads being externally exposed from a resin encapsulate, comprising the steps of: (A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one 20 of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions 25 of the leads being protruded in a direction orthogonal to a

lead frame surface via an associated one of the connecting lead portions, the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame; (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween; (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions; (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and

encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

5 [FUNCTIONS]

With the above mentioned configuration, the resin encapsulated semiconductor device of the present invention 10 can increase the occupancy degree of the chip while achieving a miniaturization thereof. That is, the resin encapsulated semiconductor device is capable of reducing the mounting area thereof on a circuit board and achieving an improvement in the mounting density thereof on the 15 circuit board. In particular, the present invention achieves a miniaturization of the semiconductor device by fixedly attaching a plurality of leads each including an inner terminal portion and an outer terminal portion integral with each other to a surface of a semiconductor 20 chip by an insulating adhesive layer interposed between the semiconductor chip and the leads, and connecting outer electrodes made of solder to the outer terminal portions, respectively. Also, the present invention achieves an increase in the number of pins in the semiconductor device 25 by arranging the outer electrodes made of solder in a two-

dimensional fashion on a plane parallel to the surface of the semiconductor chip. Where the outer electrodes made of solder are formed in the form of solder balls and arranged in a two-dimensional fashion, a BGA type semiconductor device capable of achieving an increase in the number of pins can be obtained. In the above semiconductor device, the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. Thus, the semiconductor device has a simple structure suitable in regard to productivity. The lead frame of the present invention makes it possible to fabricate the above mentioned resin encapsulated semiconductor device by virtue of the above mentioned configuration thereof. However, this lead frame can be fabricated using a half etching method during an etching process as used for conventional lead frames. The method for fabricating a resin encapsulated semiconductor device in accordance with the present invention involves the steps of applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out

8-14506

the connecting portions adapted to connect facing ones of
the inner lead portions to each other along with portions
of the insulating layer respectively arranged at regions
corresponding to the connecting portions by use of punching
5 dies, aligning the punched portions of the lead frame with
the terminals of the semiconductor chip, and mounting the
entire portion of the lead frame on the semiconductor chip
by the adhesive interposed therebetween, and cutting off
unnecessary portions of the lead frame including the outer
10 frame portion by use of punching dies, thereby removing the
cut-off portions. Thus, a plurality of leads each
including an inner terminal portion and an outer terminal
portion integral with each other are mounted on a
semiconductor chip. Accordingly, the present invention
15 makes it possible to achieve a miniaturization of
semiconductor devices. In accordance with the present
invention, it is also possible to fabricate a resin
encapsulated semiconductor device having an increased
number of pins.

20

(EMBODIMENTS)

Hereinafter, embodiments of the present invention
associated with resin encapsulated semiconductor devices
will be described in conjunction with the annexed drawings.

25 Fig. 1A is a cross-sectional view schematically

illustrating a resin encapsulated semiconductor device according to an embodiment of the present invention. Fig. 1B is a perspective view illustrating an essential part of the resin encapsulated semiconductor device. Figs. 1A and 5 1B, the reference numeral 100 denotes the resin encapsulated semiconductor device, 101 a semiconductor chip, 102 leads, 102A inner terminal portions, 102B outer terminal portions, 102C connecting lead portions, 101A contacts (pads), 103 wires, 104 an insulating adhesive, 105 10 a resin encapsulate, 106 outer electrodes made of solder (paste), respectively. The resin encapsulated semiconductor device according to this embodiment is fabricated using a lead frame which will be described hereinafter. In this resin encapsulated semiconductor 15 device, a plurality of L-shaped leads 102, each of which has an inner terminal portion 102A and an outer terminal portion 102 integral with each other, are mounted on a semiconductor chip 101 by means of an insulating adhesive 104. An outer electrode 106, which is made of solder, is 20 attached to each outer terminal portion 102B. The outer electrode 106 is outwardly protruded from a resin encapsulate 105. The resin encapsulated semiconductor device configured as mentioned above has a package area substantially equal to the entire area thereof. When this 25 semiconductor device is mounted on a circuit board, the

solder is melted and then solidified to allow the outer terminal portions 102B to be electrically connected to an external circuit. In the resin encapsulated semiconductor device according to the illustrated embodiment, contacts (pads) 101A provided at the semiconductor chip 101 are arranged in pairs along a center line L of the semiconductor chip 101 at opposite sides of the center line L in such a fashion that contacts included in each contact pair face each other. The outer terminal portion 102B of each lead is spaced apart from the inner terminal portion 102A of the lead. Between the inner and outer terminal portions 102A and 102B, a connecting lead portion 102C is interposed. The connecting lead portion 102C of each lead is bent in a direction orthogonal to the major surface of the semiconductor chip at a position near an associated one of the side surfaces of the semiconductor chip 101, so that it has an L shape. In each lead, the outer terminal portion 102B is arranged at an end of the connecting lead portion 102C. The outer terminal portions 102B of the leads are arranged in a one-dimensional fashion on a plane parallel to the major surface of the semiconductor chip 101. That is, the outer terminal portions 102B are arranged in two lines at opposite sides of the center line L. As mentioned above, one outer electrode 106 made of solder is connected to the outer terminal portion 102B of

each lead and outwardly exposed from the resin encapsulate 105.

For the insulating adhesive 104, a polyimide-based thermoplastic adhesive having a thickness of 100 μm (HM122C 5 manufactured by Hitachi Chemical Co., Ltd.) is preferably used. Alternatively, a silicon denaturalized polyimide adhesive (ITA1715 manufactured by Sumitomo Bakelite Co., Ltd.) or a thermosetting adhesive (HG5200 manufactured by Tomoekawa Papermaking Co., Ltd.) may be used. Although 10 outer electrodes made of solder paste are used in the illustrated embodiment, solder balls may be used.

As mentioned above, the resin encapsulated semiconductor device according to the illustrated embodiment has a package area substantially equal to the 15 entire area thereof. That is, the illustrated embodiment of the present invention provides a package having a compact structure in regard to area. In accordance with the present invention, a thinned package structure can also be provided in that it is also possible to reduce the 20 package thickness to about 1.0 mm or less. Although the outer electrodes have been described as being arranged in two lines along the contacts (pads) of the semiconductor chip, they may be arranged in a two-dimensional fashion. This is achieved by arranging contacts of the semiconductor 25 chip in a two-dimensional fashion. On the surface of the

semiconductor chip arranged with those contacts, a plurality of terminal sets each having an inner terminal and outer terminal integral with each other are arranged in a two-dimensional fashion. In this case, it is possible to 5 fabricate a semiconductor device using a semiconductor chip with an increased number of pins.

An embodiment of the present invention associated with a lead frame will now be described. The lead frame according to this embodiment is adapted to be used in the 10 above mentioned semiconductor device. Fig. 2 is a plan view of the lead frame according to this embodiment. In Fig. 2, the reference numeral 200 denotes a lead frame, 201 inner terminal portions, 202 outer terminal portions, 203 connecting lead portions, 204 a connecting portion, and 205 an outer frame portion, respectively. The lead frame is 15 made of 42 ALLOY (namely, an Fe alloy containing 42% Ni). The lead frame has a thickness of 0.05 mm at its thinner portion, that is, the inner terminal portions, and a thickness of 0.2 mm at its thicker portion, that is, the outer terminal portions. The connecting portion, which 20 connects facing tips of the inner terminal portions to each other, has a thickness of 0.05 mm corresponding to that of the thinner portion. This connecting portion has a structure capable of allowing an easy punching thereof in 25 the fabrication of the semiconductor device, as described

hereinafter. Although the outer terminal portions 202 have a ball shape in the illustrated embodiment, they are not limited to this shape. Also, although the lead frame has been described as being made of the 42 ALLOY, it is not limited to this material. For the lead frame, a copper-based alloy may be used.

Now, fabrication of the lead frame according to the illustrated embodiment will be described in brief. Fig. 4 illustrates a process for fabricating the lead frame according to the illustrated embodiment. First, a lead frame blank 300 having a thickness of 0.2 mm was prepared which is made of a 42 ALLOY (an Fe alloy containing 42% Ni). The prepared lead frame blank 300 was then subjected to a cleaning process, thereby removing grease from the surfaces thereof (Fig. 3a). Subsequently, photoresist films 301 were coated over both surfaces of the lead frame blank 300, respectively. The coated photoresist films 301 were then dried (Fig. 3b).

Using desired pattern plates, the photoresist films 301 on both surfaces of the lead frame blank 300 were exposed to light at their desired portions. A developing process was then conducted to the light-exposed photoresist films 301, thereby forming photoresist patterns 301A.

For the photoresist films, a negative liquid-phase resist (PMER resist) manufactured by Tokyo Ohka Co., Ltd.

was used. Using the resist patterns 301A as anti-etch films, the lead frame blank 300 was subjected to a spray etching process at both surfaces thereof. The spray etching process was conducted using a ferric chloride solution of 48 BAUME at 57 °C. Thus, a lead frame having a structure of Fig. 2a was obtained (Fig. 3d). Fig. 2a is a plan view of the lead frame. Fig. 2b is a cross-sectional view taken along the line A1 - A2 of Fig. 2a. Thereafter, the remaining photoresist thin films were peeled off. The resulting structure was then subjected to a cleaning process. A gold plating process was subsequently conducted for desired portions of the lead frame, that is, regions including inner terminal portions (Fig. 3e).

In the fabrication process of the lead frame, the etching process was conducted with a large etch depth at one major surface of the lead frame blank where outer terminal portions are to be formed, and with a small etch depth at the other major surface of the lead frame. In place of the gold plating, silver or palladium plating may be utilized. The above mentioned lead frame fabrication process is adapted to manufacture a single lead frame required for the manufacture of a single semiconductor device. In terms of productivity, however, the etching process is conducted for lead frame units each corresponding to the single lead frame shown in Fig. 2. To

this end, a frame member (not shown) is provided at a desired portion of the peripheral edge of the lead frame so as to connect a desired part of the outer frame portion 205 shown in Fig. 2 to a corresponding one of an adjacent lead frame.

Using the lead frame fabricated as mentioned above, the resin encapsulated semiconductor device according to the present invention was fabricated. Now, a method for fabricating the resin encapsulated semiconductor device in accordance with an embodiment of the present invention will be described. Fig. 4 illustrates the method for fabricating the resin encapsulated semiconductor device in accordance with the embodiment of the present invention. A polyimide-based thermosetting insulating adhesive (tape) 401 (HM122C manufactured by Hitachi Chemical Co., Ltd.) was applied to one surface, formed with the outer terminal portions 402, of the lead frame 400 fabricated as in Fig. 3 and the outer surface of the lead frame 400 using a hot pressing process conducted at 400 °C and 6 Kg/m² for 1.0 second (Fig. 4a). The resulting structure is shown in Fig. 5 which is a plan view. Thereafter, the connecting portions 403 connecting facing tips of the inner terminal portions were punched using punching dies 405A and 405B (Fig. 4b). Also, portions of the insulating adhesive

(tape) corresponding to those connecting portions 403 were punched (Fig. 4c).

Subsequently, unnecessary portions of the lead frame including the outer frame 404 were cut off using outer frame punching and pressing dies 406A and 406B (Fig. 4d).
5 The lead frame was then bonded to a semiconductor chip 407 at its leads 410 under pressure while applying heat (Fig. 4e).

The process for cutting off the unnecessary portion of the lead frame including the outer frame 404 supporting the entire portion of the lead frame along with the connecting lead portion, as shown in Fig. 4d, may be carried out after an resin encapsulating process. In this case, dam bars (not shown) are preferably provided, as in
10 QFP packages typically using a lead frame having a single layer structure. After the mounting of the leads 410 on the semiconductor chip 411, the inner terminal portion 410 of each lead 410 was electrically connected to an associated one of terminals (pads) 411A of the
15 semiconductor chip 411 (Fig. 4f).
20

Subsequently, an epoxy-based resin 415 was molded to encapsulate the resulting structure while exposing the outer terminal portions 410B of the leads 410 using a desired mold (Fig. 4g).

Although a specific mold (not shown) was used for the above process in the illustrated case, use of such a die may be unnecessary in so far as the resin encapsulating process can be conducted under the condition in which 5 desired portions (outer terminal portions) of the lead frame are left. Thereafter, a solder paste was coated on the exposed outer terminal portions 410B in accordance with a screen printing process, thereby forming outer electrodes 416 made of solder (paste). Thus, the fabrication of the 10 resin encapsulated semiconductor device according to the present invention was achieved (Fig. 4h).

Although the formation of the outer electrodes 416 made of solder has been described as being achieved using a screen printing process, it may be achieved using a reflow 15 or bonding process in so far as an amount of solder required for a connection of the semiconductor device to a circuit board is obtained.

(EFFECTS OF THE INVENTION)

20 As apparent from the above description, the present invention makes it possible to increase the occupancy degree of a semiconductor chip in a semiconductor package in situations requiring new resin encapsulated 25 semiconductor devices having a highly integrated structure while exhibiting a high performance. The present invention

also makes it possible to reduce the area of the semiconductor device on a circuit board in order to cope with a compactness of the semiconductor device. That is, the present invention can provide a semiconductor device capable of achieving an improvement in the mounting density on a circuit board. At the same time, the present invention can provide a resin encapsulated semiconductor device having a new multipinned structure which could not be realized in compact packages such as conventional TSOPs.